





LV
HV



Last updated
22-02-2024



The schematic diagram illustrates the power supply and interlock control circuitry. The PREGLV input is connected to a 60A fuse (F2). After the fuse, the signal splits into two paths: one leading to the 12V_RAW output and another leading to a switch (SW1) that selects between GLVMS and 12V_RAW. The HVD_INTERLOCK signal is connected to a switch (SW2) that controls the TSM5 and TSM6 components. The TSM5 and TSM6 components are connected to the SHUTDOWN_TSM5 and SHUTDOWN_TSM6 signals. The circuit includes resistors R6 and R7 (1K) and diodes D5 and D6.

TS+PROT J4 TS+ TSMP BANANA JACK

TS-PROT J6 TS- TSMP BANANA JACK

GND J8 GND MP1 BANANA JACK

12V_RAW J11 12V MP1 BANANA JACK

PREGLV J12 12V MP1 BANANA JACK

TS Connectors
Unprotected TS present here –
keep traces as short as possible

HV

J5
Current Sensor

1 5V
2 GND
3 CURRENT_SENSE
4 X



NU Racing

File: HIP_B

File: HIP_BOARD_V1.2.kicad_sch

Title: HIP

Size: A4

Date: 2024-11-06

Rev: 1

Id: 1/1